Guest Post by: Marie-Christine Sawley, Intel
In the HPC community we are passionate about technical capacity to solve complex problems. We also understand that HPC is having a growing impact on societal and economic challenges. We encourage women in technology to come gain hands-on experience with Intel platforms, network with Intel and industry experts, and gain insight on recent technology advances to maximize efficiency in accelerating your path to discovery.
The Intel® HPC Developer Conference taking place November 11-12, 2017 in Denver, Colorado is the premier technical training event to meet and hear from Intel architecture experts and connect with HPC leaders of diverse backgrounds. Imagine yourself mingling with a crowd of technical leaders from all over the world and choosing from a wide program of tutorials, technical lectures, and poster sessions—this conference is an excellent way to keep abreast of the new developments in the global HPC community.
Maybe you had the chance to attend in 2016 . . . the feedback we received from attendees was overwhelmingly positive with many saying they would definitely like to join the conference again. If you’re looking for the best possible opportunity gain HPC training, if you have a passion about HPC or AI, if you are curious to learn about how the new developments are going to impact your work, register now to join us!
Share Your Experience
Share your experience, techniques, and best practices for developing HPC applications on Intel architecture by submitting an abstract for potential speaking opportunities. The August 25 deadline for submissions is coming up quickly—you can read more details at the Intel® HPC Developer Conference 2017 Call for Abstracts site. We are looking for content that addresses parallel programming, high productivity languages, artificial intelligence, systems, enterprise, and visualization development. Submissions will cover these three areas:
- Technical Lecture (30 minutes): conveying your breakthrough experience
- Hands-on Tutorial (90 minutes): providing instructions on key steps taken in your discovery
- Poster Session (60 minutes): illustrating your research methods and outcomes
This is truly an opportunity for women in the HPC community not to miss. For more insight into the conference experience, take a look at the rich archive of 2016 keynote videos and session presentations. We look forward to seeing you at the Intel HPC Developer Conference 2017.
[one_third valign=”top” animation=”none”]
[two_third_last valign=”top” animation=”none”]
Marie-Christine Sawley is director of the Intel DCG/IPAG Exascale Computing research lab in Paris. She holds a PhD in Plasma Physics from EPFL and after a postdoc at the University of Sydney, she joined EPFL to lead a number of HPC initiatives for introducing new technology at EPFL such as the Vital IT partnership between HP, EPFL and the SIB. She joined the ETH Zurich in 2003 as general manager of the Swiss national Supercomputing centre, expanding its large scientific and technology portfolio. From 2008 until 2010 she worked as senior scientist at the Institute for particle physics of ETH on the LCG grid for the CMS detector. She now leads the Intel ECR lab in Paris, as well as managing both the High Throughput Collaboration with CERN Openlab and the code modernization effort with BSC.